Lower power consumption: Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) block, Up to 40% lower power consumption than the previous generation device. Improved logic integration and differentiation capabilities: 8-input adaptive logic module (ALM), Up to 13.59 megabits (Mb) of embedded memory, Variable-precision digital signal processing (DSP) blocks. Increased bandwidth capacity: 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers, Hard memory controllers. Hard processor system (HPS) with integrated Arm* Cortex* -A9 MPCore* processor: Tight integration of a dual-core Arm* Cortex* -A9 MPCore* processor, hard IP, and an FPGA in a single Cyclone® V system-on-a-chip (SoC), Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric. Lowest system cost: Requires only two core voltages to operate, Available in low-cost wirebond packaging, Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration.
Intel Altera Cyclone V Device FPGA - Field Programmable Gate Array part #5CGTFD7D5F27C7NQS